

Multitrack Power Factor Correction Architecture

Minjie Chen, Sombuddha Chakraborty, David Perreault

Princeton University


Texas Instruments

Massachusetts Institute of Technology

Typical isolated PFC architectures

Needed in a wide range of applications

Telecom supplies / EV chargers / Adapters / Industry Applications



Design targets:

- (1) Higher efficiency
- (2) Higher density
- (3) Better grid interface

Challenges and opportunities:

- (1) Smaller passive component size
- (2) Higher frequency
- (3) ZVS with universal input


Existing solutions and design targets

Conventional “single-target” methods

- **Diode loss:** bridgeless, totem-pole
- **Boost inductor:** FCML, Ćuk/SEPIC
- **Energy buffer size:** active energy buffer
- **Isolated dc-dc efficiency:** DAB, LLC
- **Smaller magnetics:** higher frequency

- **New architecture**
- **5x - 10x Higher frequency**
- **50W/inch³, 92% efficiency**

TI UCC25600 PFC Demo




~ 10W/inch³, 200kHz

~ 92% efficiency


5x smaller ?

Develop a systems method to create mutual advantages


Multitrack PFC architecture



Deliver power in two or more balanced **TRACKS**




Advantages of the Multitrack PFC




Reduced device rating

ZVS of switched-cap



Reduced dv/dt



ZVS for universal line




Smaller inductor size and ZVS




Three operation modes

Low Line




$|V_{grid}| < 105V$

Mid Line




$105V < |V_{grid}| < 210V$

High Line





$210V < |V_{grid}| < 420V$



Control function blocks of the Multitrack PFC

Multitrack PFC Controller

- Voltage Regulation
- Current Modulation
- ZVS Timing
- Mode Selection






ZVS valley-detection circuits at MHz

- QSW-ZVS at 1-4 MHz
- Implemented as logic gates


monitor drain voltage

monitor inductor current (no current sensor)



[S. Lim, J. Ranson, D. M. Otten and D. J. Perreault, "Two-Stage Power Conversion Architecture Suitable for Wide Range Input Voltage," IEEE Transactions on Power Electronics, 2015.]

Complete Multitrack PFC controller



Logic gates




TI C2000 MCU



ZVS Controller #1
ZVS Controller #2


Voltage/Current
DCX Control

Startup and pre-charge of the Multitrack PFC



Startup Strategy:


- **Step 1: Inrush to 210V** - keep SC operating, S_A off, S_B on until bus voltage reach 210V (50% of 420V).
- **Step 2: Boost to 330V** - force S_A on for a period (e.g., 100ns, 10% duty ratio), keep S_B off until bus voltage reach 315V.
- **Step 3: PI + Non-ZVS** - start PI regulation, non-ZVS.
- **Step 4: PI + ZVS** - continue PI regulation, maintain ZVS.




Design of the Multitrack DC transformer

2:1 switched cap converter



2-input 1-output LLC converter



Extracted magnetics model







Low-Q LLC operation with ZVS



M. Chen, M. Araghchini, K. K. Afridi, J. H. Lang, C. R. Sullivan, and D. J. Perreault, "A Systematic Approach to Modeling Impedances and Current Distribution in Planar Magnetics," IEEE Transactions on Power Electronics, 2016.

Ultra-thin prototype



Volume: 3 inch³
Power: 150W
Efficiency target: 92%
Peak loss: 15W





3.5 inch

0.4 inch


Electrolytic cap sets the height limit

2.15 inch


Steady-state grid interface waveforms



Low Line: 110 V_{AC}, 50 W




Mid Line: 220 V_{AC}, 100 W




High Line: 250 V_{AC}, 120 W

Soft-switching operation


QSW-ZVS of the Multitrack PFC





LLC-ZVS of the Switched Cap




An unique Multitrack ZVS mechanism




Capacitive divider ZVS




Startup waveforms



Inrush current Boost



About 500ms




PI control operation with ZVS


Startup Strategy:

- Step 1: Inrush to 210V - keep SC operating, S_A off, S_B on until bus voltage reach 210V.
- Step 2: Boost to 330V - force S_A on for a period (e.g., 100ns, 10% duty ratio), keep S_B off.
- Step 3: PI + Non-ZVS - start PI regulation, non-ZVS.
- Step 4: PI + ZVS - continue PI regulation, maintain ZVS.

Measured efficiency




- High line efficiency: 92.0%
- Low line efficiency: 90.5%



- Light load: switched-cap loss
- Heavy load: rectifier loss

Summary

- A Multitrack PFC architecture for single-phase grid-interface.
- Density 50W/inch³.
- 92.0% efficiency with 220V input.
- 90.5% efficiency with 110V input.
- Reduced inductor size.
- Reduced dv/dt on transformer.
- ZVS for MHz grid-interface.
- ZVS on switched capacitor.
- 1MHz-4MHz operation, potential to operate at higher frequencies.
- **A new design concept of creating mutual advantages.**




Thermal imaging of the Multitrack PFC

~200LPF forced air flow from left to right



110Vin, ~50W

- System works in low line
- Switched cap circuit has high stress




110Vin, ~100W

- System works in low line
- Rectifier loss dominating



220Vin, ~50W

- System works in high line
- Switched cap circuit has lower stress



220Vin, ~100W

- System works in high line
- Rectifier loss dominating
- Primary side is very efficient

Thanks + Q&A

Multitrack PFC Architecture

Minjie Chen


Sombuddha Chakraborty

David Perreault

Princeton University

Texas Instruments

Massachusetts Institute of Technology



Benchmark references

- [TI Demo Board] *TI PMP9640 PFC Demo Board*: <http://www.ti.com/tool/PMP9640>
- [MIT Thesis] S. Lim, “High Frequency Power Conversion Architecture for Grid Interface”, Ph.D. Thesis, MIT, 2016.
- [CPES APEC16] Y. C. Li, F. C. Lee, Q. Li, X. Huang and Z. Liu, “A novel AC-to-DC adaptor with ultra-high power density and efficiency,” *IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2016.
- [On-Semi APEC17] S. Moon, B. Chung, G. Koo, J. Guo and L. Balogh, “A conduction band control AC-DC Buck converter for a high efficiency and high power density adapter,” *IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2017.
- [MIT APEC18] Juan Santiago-Gonzalez, David Otten, Seungbum Lim, Khurram Afridi, and David Perreault, “Single Phase Universal Input PFC Converter Operating at HF”, *IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2018.
- [CoPEC ECCE17] S. Pervaiz, A. Kumar and K. K. Afridi, "GaN-based high-power-density electrolytic-free universal input LED driver," *IEEE Energy Conversion Congress and Exposition (ECCE)*, 2017.
- [Toronto TPEL15] B. Mahdavihah and A. Prodić, "Low-Volume PFC Rectifier Based on Nonsymmetric Multilevel Boost Converter," *IEEE Transactions on Power Electronics*, 2015.
- [Stanford TPEL18] L. Gu, W. Liang, M. Praglin, S. Chakraborty and J. M. Rivas Davila, "A Wide-Input-Range High-Efficiency Step-down Power Factor Correction Converter Using Variable Frequency Multiplier Technique," *IEEE Transactions on Power Electronics*, 2018.