

## Highly stable amorphous-silicon thin-film transistors on clear plastic

Bahman Hekmatshoar,<sup>a)</sup> Kunigunde H. Cherenack, Alex Z. Kattamis, Ke Long, Sigurd Wagner, and James C. Sturm

Princeton Institute for the Science and Technology of Materials (PRISM) and the Department of Electrical Engineering, Princeton University, Princeton, New Jersey 08544, USA

(Received 8 April 2008; accepted 27 June 2008; published online 23 July 2008)

Hydrogenated amorphous-silicon (*a*-Si:H) thin-film transistors (TFTs) have been fabricated on clear plastic with highly stable threshold voltages. When operated at a gate field of  $2.5 \times 10^5$  V/cm, the threshold voltage shift extrapolated to only  $\sim 1.2$  V after ten years. This stability is achieved by a high deposition temperature for the gate silicon nitride insulator which reduces charge trapping and high hydrogen dilution during *a*-Si:H growth to reduce defect creation in *a*-Si:H. This gate field of  $2.5 \times 10^5$  V/cm is sufficient to drive phosphorescent organic light emitting diodes (OLEDs) at a brightness of 1000 Cd/m<sup>2</sup>. The half-life of the TFT current is over ten years, slightly longer than the luminescence half-life of high quality green OLEDs. © 2008 American Institute of Physics. [DOI: 10.1063/1.2963481]

Amorphous-Si (*a*-Si) thin-film transistors (TFTs) are in universal use for active-matrix liquid crystal displays (AM-LCDs) and the existing industrial infrastructure is capable of providing cost-effective large-area deposition of *a*-Si, a technology transferable to clear flexible plastic substrates.<sup>1</sup> However, the stability requirement for the TFT threshold voltage ( $V_T$ ) is more stringent for driving organic light emitting diodes (OLEDs) than for driving AMLCDs. In AMLCDs, the TFT functions as a digital switch with a low duty cycle ( $\sim 0.1\%$ ), and a threshold voltage drift of a few volts can be tolerated. In AMOLED pixels, the *a*-Si driver TFT operates in dc. An increase in the  $V_T$  of the driver TFT reduces the OLED drive current and therefore decreases the brightness of the pixel. Here we show experiments that raise the lifetime of *a*-Si TFTs on clear plastic substrates to become comparable or even exceed that of high quality green phosphorescent OLEDs.

The *a*-Si TFT samples were made on clear plastic substrates with either a “back-channel-etched” (or “etched”) structure, where the top of the *a*-Si channel is exposed to the atmosphere after fabrication, or a “back-channel-passivated” (or “passivated”) structure using standard *a*-Si TFT structures.<sup>2</sup> The latter process seals the *a*-Si channel *in situ* with a SiN<sub>x</sub> layer immediately after *a*-Si deposition at the cost of an extra mask step used for opening holes in the passivation nitride for  $n^+$  *a*-Si source/drain contacts.

We first studied the dependence of stability on gate electric field of etched TFTs with different deposition temperatures for the gate SiN<sub>x</sub> [Table I, samples (a)–(c)]. All TFTs were made with 300-nm-thick gate nitride layers grown at a plasma power density of 22 mW/cm<sup>2</sup> and a chamber pressure of 500 mtorr. The 250-nm-thick *a*-Si layers were grown at a chamber pressure of 500 mtorr and at a plasma power density of 17 mW/cm<sup>2</sup>. The 30-nm-thick  $n^+$  *a*-Si layers were grown at 250 °C for the 285 and 250 °C processes, and at 200 °C for the 200 °C process, at 17 mW/cm<sup>2</sup> and 500 mtorr. The gate SiN<sub>x</sub> deposition temperature is the highest temperature process step and hereafter we will refer to it as the process temperature. All TFTs were annealed at

180 °C in vacuum for 1 h to repair plasma etch damage.

Higher process temperatures yielded devices with higher  $V_T$  stability, with 285 °C process resulting in most stable devices.<sup>3,4</sup> At high gate electric fields ( $\sim 10^6$  V/cm and above), charge trapping in the gate nitride was the dominant instability mechanism.<sup>5</sup> The data closely fit a logarithmic model with  $\lambda$  close to 2 as expected:<sup>6</sup>

$$\Delta V_T \propto (\log t)^\lambda. \quad (1)$$

The recent development of high-efficiency phosphorescent OLEDs allows the operation of *a*-Si TFTs at lower device currents hence lower gate voltages where  $\Delta V_T$  is expected to be lower.<sup>7</sup> For all low-field stress measurements in this letter, the TFTs were biased in saturation (with a constant drain voltage of 12 V) and  $\Delta V_T$  was calculated from the measured drop in the saturation current. The measured change in mobility was negligible as seen in previous works.<sup>8–12</sup> Saturation measurements were done for two reasons: (i) saturation is the realistic operating condition in active-matrix organic light emitting diode (AMOLED) pixels, and (ii) changes in saturation current allow more accurate measurement of small  $\Delta V_T$ 's than linear measurements. The  $\Delta V_T$  of the TFTs at a gate stress field of  $\sim 2.5 \times 10^5$  V/cm (gate voltage of  $\sim 7.5$  V) could be fitted to the logarithmic model only with  $\lambda=4.9$  which does not match the value expected for charge trapping ( $\lambda \cong 2$ ). Furthermore, extrapolating  $\Delta V_T$  versus gate field from high field data (above  $10^6$  V/cm) down to low field (below  $2.5 \times 10^5$  V/cm) underestimates the shift at low field. These both suggest that a different mechanism dominates the shift at low gate electric fields. Due to the statistical variation of the TFT threshold voltages (Table I), the gate stress voltages were slightly adjusted for each TFT measurement to assure the same  $V_{GS} - V_T$  of  $\sim 5.3$  V and therefore the same initial saturation current of  $\sim 30$  nA/ $\mu$ m gate width.

At low gate fields, we find that defect creation in the *a*-Si channel dominates the threshold voltage shift. This is modeled in the literature as a stretched exponential in time which may be approximated by a power law relation at its initial time stages:<sup>8,9</sup>

<sup>a)</sup>Electronic mail: hekmat@princeton.edu.

TABLE I. Properties and process conditions that were varied and the saturation mobility and threshold voltage of the fabricated TFTs (with standard deviations). The parameters that were held constant are described in the text. The column "Sample/Curve label" refers to the curves of Figs. 1–3. The  $W/L$  ratio is  $150 \mu\text{m}/5 \mu\text{m}$  for all the TFTs.

Sample/ Curve label	TFT back channel	$\text{SiN}_x$ temp. ( $^\circ\text{C}$ )	$a\text{-Si:H}$ Deposition				Annealing Temp. ( $^\circ\text{C}$ )	Mobility ( $\text{cm}^2/\text{Vs}$ )	Threshold voltage (V)
			Temp. ( $^\circ\text{C}$ )	Pressure (torr)	$[\text{H}_2]/[\text{SiH}_4]$ flow ratio				
(a)	Etched	200	200	0.5	4	180	$0.65 \pm 0.04$	$2.1 \pm 0.4$	
(b)	Etched	250	250	0.5	0	180	$0.63 \pm 0.06$	$2.0 \pm 0.3$	
(c)	Etched	285	250	0.5	0	180	$0.63 \pm 0.04$	$2.0 \pm 0.3$	
(d)	Passivated	285	250	0.5	0	180	$0.64 \pm 0.04$	$2.3 \pm 0.1$	
(e)	Passivated	285	250	0.5	0	180+260	$0.62 \pm 0.05$	$2.4 \pm 0.3$	
(f)	Passivated	285	250	0.8	10	180	$0.66 \pm 0.05$	$2.2 \pm 0.1$	
(g)	Passivated	285	250	0.8	10	180+260	$0.61 \pm 0.04$	$2.4 \pm 0.2$	

$$\Delta V_T \propto t^\beta, \quad (2)$$

where  $\beta$  is a constant at a given gate stress field. The data are precisely fitted with a  $\beta$  of  $\sim 0.44$  [Fig. 1, curves (a)–(c)] in good agreement with the literature.<sup>8–12</sup> Thus raising the  $a\text{-Si}$  TFT lifetime at low gate fields further requires improving the properties of the  $a\text{-Si}$  TFT channel and interface.

Therefore, a second set of samples [Table I, samples (d)–(g), and Fig. 1] was fabricated, fixing the gate  $\text{SiN}_x$  deposition temperature at  $285^\circ\text{C}$  and varying the  $a\text{-Si}$  plasma enhanced chemical vapor deposition (PECVD) growth conditions for both etched and passivated structures.  $a\text{-Si}$  grown at  $250^\circ\text{C}$  from pure silane and annealed at  $180^\circ\text{C}$  gave a much lower  $\Delta V_T$  in the passivated structure, curve (d), than in the etched structure, curve (c). An additional annealing of 1 h in vacuum at  $260^\circ\text{C}$  slightly reduced  $\Delta V_T$  in the passivated structure, curve (e), while this  $260^\circ\text{C}$  annealing degraded the dc characteristics of the etched TFTs so much that they were not measured further. This is consistent with the lasting damage created by plasma and process chemicals to the exposed back channel. Varying the  $a\text{-Si}$  deposition temperature in the range of  $230\text{--}280^\circ\text{C}$  in both types of devices made no significant change. Diluting the silane with hydrogen for the  $a\text{-Si}$  growth slightly degraded the passivated devices, curve (f), compared to the passivated devices without hydrogen dilution, curve (d). The straight




FIG. 1.  $\Delta V_T$  vs time [symbols, data points; lines, extrapolations based on Eq. (2)] of the test TFTs (Table I) at a gate field of  $\sim 2.5 \times 10^5 \text{ V/cm}$ .

line fits to (c)–(f) have  $\beta$  in the range of  $0.36\text{--}0.44$ , which is again consistent with defects in the  $a\text{-Si}$  or at the  $a\text{-Si}$ /nitride interface. Finally, the  $260^\circ\text{C}$  annealing of the passivated sample (g) grown with hydrogen dilution dramatically reduces the  $\Delta V_T$  (a  $\beta$  of  $0.21$ ). Extrapolating  $\Delta V_T$  of this TFT gives  $\sim 1.2 \text{ V}$  after ten years of continuous operation, curve (g). This extrapolation provides a conservative estimate for long-term TFT threshold voltage shifts because extrapolating with a power law relation [Eq. (2)] neglects the saturation of defect density at long stress times.<sup>8,9</sup>

Hydrogen dilution in PECVD is thought to increase the stability of  $a\text{-Si}$  solar cells by removing the weak Si–Si bonds that are potentially later broken.<sup>13</sup> A similar mechanism may explain the improvement in the TFT stability.

Figure 2 compares the stability of the TFT with improved  $a\text{-Si}$  [curve (g)] and the standard etched and passivated TFTs [curves (d) and (e)] with the stability of the TFTs on glass substrates reported in the literature. Because of the different bias stress conditions, and since the  $\Delta V_T$  induced by




FIG. 2.  $\Delta V_T$  vs time (symbols, data points; lines, extrapolations) of the test TFTs (c), (d), and (e) (Table I) and the scaled  $\Delta V_T$  of  $a\text{-Si}$  TFTs reported in literature (Refs. 9–12) based on Eq. (3). The TFT parameters are Ref. 9 etched TFTs,  $V_{GS}=20 \text{ V}$ ,  $V_{T0}=2.5 \text{ V}$ , insulator:  $\text{SiN}_x$  500 nm; Ref. 10: passivated TFTs,  $V_{GS}=25 \text{ V}$ ,  $V_{T0}=4.5 \text{ V}$ , insulator:  $\text{SiO}_2$  300 nm +  $\text{SiN}_x$  50 nm; Ref. 11: passivated TFTs,  $V_{GS}=8 \text{ V}$ ,  $V_{T0}=1.3 \text{ V}$ , insulator:  $\text{SiN}_x$ , 300 nm, Ref. 12: passivated TFTs,  $V_{GS}=15 \text{ V}$ ,  $V_{T0}=2.7 \text{ V}$ , insulator:  $\text{SiN}_x$ , 200 nm. Relative dielectric constants of 7.5 and 3.9 were assumed for all nitride and oxide insulators, respectively.




FIG. 3. Normalized TFT drain current measured in saturation ( $V_{DS}=12$  V) at a constant gate field of  $\sim 2.5 \times 10^5$  V/cm [symbols, data points; lines, extrapolations based on Eq. (2)] for all curves of Fig. 1, with the same labels.

defect creation is proportional to the accumulation charge in the TFT channel,<sup>8,9</sup> the  $\Delta V_T$  reported by other groups has been scaled by the ratio of the accumulation charge per unit area of the channel at their bias stress conditions ( $Q_{ch}$ ) to that of ours ( $Q_{ch,PU}$ ) for a fair comparison<sup>11</sup> ( $C_{ins}$  is the gate dielectric capacitance per unit area of the channel,  $V_{T0}$  is the initial threshold voltage, and the subscript PU refers to our TFTs):

$$\begin{aligned} \Delta V_{T,scaled} &= \Delta V_T \times \frac{Q_{ch,PU}}{Q_{ch}} \\ &= \Delta V_T \times \frac{(2/3)C_{ins,PU}(V_{GS,PU} - V_{T0,PU})}{C_{ins}(V_{GS} - V_{T0})}. \end{aligned} \quad (3)$$

The coefficient of 2/3 accounts for the lower accumulation charge in the saturation regime (where our TFTs were stressed) compared to the linear regime.<sup>11</sup> While the stability of TFTs made with standard *a*-Si is comparable to the previous work, the TFT made with the improved *a*-Si is significantly more stable. This indicates an improvement in the properties of the *a*-Si TFT channel and interface.

Figure 3 shows the measured and extrapolated drop in the drain saturation current (gate voltage of  $\sim 7.5$  V and drain voltage of 12 V) for all of our devices (Table I). Results plotted this way show how the pixel current (i.e., the

driver TFT current) drops with time at a fixed data voltage input (i.e., gate voltage of the driver TFT) in an AMOLED pixel. The chosen data voltage produces a current that generates a luminance of 1000 Cd/m<sup>2</sup> on the green phosphorescent OLEDs of 57 Cd/A efficiency. A pixel size of  $500 \times 500 \mu\text{m}^2$  needs a driver TFT with channel width/length ( $W/L$ ) ratio of  $150 \mu\text{m}/5 \mu\text{m}$  (or  $W/L \approx 1$  for a  $100 \times 100 \mu\text{m}^2$  pixel size).<sup>4</sup> The time over which the OLED luminance decays to 50% under constant current is defined as the OLED half-life. Similarly we define the time over which the TFT current drops to 50% of its initial value under constant voltage bias in saturation as the TFT half-life, which is more than ten years (80 000 h) for the improved *a*-Si. This is comparable or exceeds the half-life of high quality green phosphorescent OLEDs (65 000 h).<sup>7</sup>

In summary, we demonstrated *a*-Si TFTs fabricated on clear plastic with an extrapolated half-life of approximately ten years. The critical elements are a high temperature plastic, hydrogen dilution during *a*-Si growth, and a back-channel passivated TFT structure. This result suggests that *a*-Si may qualify as the backplane semiconductor in the commercial production of AMOLED displays on clear plastic substrates.

The authors would like to thank the DuPont Company for technical collaboration and the US Display Consortium for support of this research.

- <sup>1</sup>C. C. Wu, S. D. Theiss, G. Gu, M. H. Lu, J. C. Sturm, S. Wagner, and S. R. Forrest, *IEEE Electron Device Lett.* **18**, 609 (1997).
- <sup>2</sup>C. van Berkel, *Amorphous and Microcrystalline Semiconductor Devices* (Artech House, Norwell, MA, 1992), Vol. II, pp. 400–402.
- <sup>3</sup>K. H. Cherenack, A. Z. Kattamis, B. Hekmatshoar, J. C. Sturm, and S. Wagner, *IEEE Electron Device Lett.* **28**, 1004 (2007).
- <sup>4</sup>B. Hekmatshoar, A. Z. Kattamis, K. H. Cherenack, K. Long, J.-Z. Chen, S. Wagner, J. C. Sturm, K. Rajan, and M. Hack, *IEEE Electron Device Lett.* **29**, 63 (2008).
- <sup>5</sup>M. J. Powell, C. Berkel, A. R. Franklin, S. C. Deane, and W. I. Milne, *Phys. Rev. B* **45**, 4160 (1992).
- <sup>6</sup>Y. Kaneko, A. Sasano, and T. Tsukada, *J. Appl. Phys.* **69**, 7301 (1991).
- <sup>7</sup>M. Hack, J. J. Brown, J. K. Mahon, R. C. Kwong, and R. Hewitt, *J. Soc. Inf. Disp.* **9**, 191 (2001).
- <sup>8</sup>W. B. Jackson and M. D. Moyer, *Phys. Rev. B* **36**, 6217 (1987).
- <sup>9</sup>M. J. Powell, C. van Berkel, and J. R. Hughes, *Appl. Phys. Lett.* **54**, 1323 (1989).
- <sup>10</sup>F. R. Libsch and J. Kanicki, *Appl. Phys. Lett.* **62**, 1286 (1993).
- <sup>11</sup>K. S. Karim, A. Nathan, M. Hack, and W. I. Milne, *IEEE Electron Device Lett.* **25**, 188 (2004).
- <sup>12</sup>S. M. GadelRab and S. G. Chamberlain, *IEEE Trans. Electron Devices* **45**, 2179 (1998).
- <sup>13</sup>A. S. Ferlauto, R. J. Koval, C. R. Wronski, and R. W. Collins, *Appl. Phys. Lett.* **80**, 2666 (2002).